This topic contains 0 replies, has 0 voices, and was last updated by prasanna 3 years, 7 months ago.
The following are two rules that XMOS architecture has:
(1) the pins on COM side of the CORE has to be run on tasks in tile.
(2) only eight tasks can be run on the COM tile.
How is it possible to run, say uart_rx/tx, on more than 8 pins on the COM gpio-d?
You must be logged in to reply to this topic.